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Abstract
The increasing demand for high-density data storage leads to an increasing interest
in novel memory concepts with high scalability and the opportunity of storing multiple
bits in one cell. A promising candidate is the redox-based resistive switch repositing
the information in form of different resistance states. For reliable programming, the un-
derlying physical parameters need to be understood. We reveal that the programmable
resistance states are linked to internal series resistances and the fundamental nonlinear
switching kinetics. The switching kinetics of Ta2O5-based cells was investigated in a
wide range over 15 orders of magnitude from 250 ps to 105 s. We found strong evidence
for a switching speed of 10 ps which is consistent with analog electronic circuit simula-
tions. On all time scales, multi-bit data storage capabilities were demonstrated. The
elucidated link between fundamental material properties and multi-bit data storage
paves the way for designing resistive switches for memory and neuromorphic applica-
tions.
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Introduction
The class of redox-based resistive switching devices (ReRAM) based on the valence change
mechanism (VCM) is a potential type for future non-volatile memory,1,2 and computation-
in-memory applications.3–7 A typical VCM cell consists of a resistively switching oxide layer
sandwiched between a high work function metal electrode such as Pt and a low work function
metal, e. g. Ta. Among the numereous resistively switching oxides, Ta2O5 is a promising
material in terms of endurance,8 scalability,9 switching speed,10 and multi-level switching
capability.11 Before the VCM cell can be switched repetitively between a high resistive state
(HRS) and a low resistive state (LRS), an electroforming step is required. For this, a voltage
is applied to the cell and the oxide thin film is locally reduced by extraction of oxygen
resulting in a highly-conducting, oxygen-deficient filamentary region.1,12
The resistive switching effect has been attributed to a movement of mobile donors such as
oxygen vacancies or cation interstitials, and a subsequent change in the filament composition
leading to a valence change in the cation sublattice.1,13–15 As the switching mechanism is
dominated by the drift of ions, the switching operation is inherently bipolar. One voltage
polarity is needed to set the cell from HRS to LRS, whereas the opposite voltage polarity is
required to reset the device from LRS to HRS. Typically, an abrupt set transition is observed,
whereas the reset transition is gradual.16–18 The capability of multi-level operation, i. e. stor-
ing multiple bits per cell, enhances the storage density.19–21 In that case, the programming
process is stopped at a specific intermediate resistive state (IRS) and is controlled either by
the applied voltage during the gradual reset of the cell17,19,22 or by a current compliance dur-
ing the set operation.22,23 For neuromorphic applications, the feature of multi-level switching
is essential.24,25
In order to meet the needs for future non-volatile memories, the so-called voltage-time-
dilemma has to be overcome.1 This corresponds to an extremely nonlinear switching kinetics
of the ReRAM cell charaterized by a low-voltage read-out operation over a long period up to
ten years and a fast write process in the nano-second regime or below by applying a voltage
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that is about ten times higher than the read voltage. While several groups have studied the
switching kinetics of ReRAMs in certain limited ranges as compiled in,26 an investigation
over the complete dynamic range has not been demonstrated yet. To cover the full time-
domain, the measurements have to be extended to the sub-nanosecond regime, too. Resistive
switching in the sub-nanosecond regime has been qualitatively demonstrated for VCM cells
based on HfO2,27 Ta2O5,10 SiO2,28 and AlN.29 The switching event, however, could not be
resolved in these studies and the reproducibility of the switching on a single cell was rather
low.
Here, we present a comprehensive study of the set switching kinetics of Ta2O5-based VCM
cells from 250 ps to up to 105 s by the means of an optimized coplanar waveguide (CPW)
device structure and the use of multiple measurement setups. This enables us to resolve the
switching time over 15 orders of magnitude at the same VCM cell.
Furthermore, we demonstrate highly reproducible multi-level programming performed
by varying the amplitude and length of the pulse. The data analysis reveals that the pro-
grammed LRS is linked to the inherent nonlinear VCM switching kinetics and an internal
series resistance. Based on this finding, we discuss design rules for optimizing the multi-level
programming capability of VCM cells integrated with a passive selector.
Results and discussion
Effects of series resistances
The schemes in Figure 1 a-d show the investigated, tapered CPW structures with Ta2O5
ReRAM cells optimized in terms of high frequency impedance matching. Cells with area
sizes of 300µm2 and 600µm2 were measured. The fabrication process of the layer stack is
identical with that of our previous work.30 The equivalent circuit of the entire device includes
the variable resistance of the Ta2O5 layer Rcell and the series resistance RS combining the
contributions of electrodes, electrical lines, and the contacts of the bottom and top electrode
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path. By electrical characterization, only the total device resistance R of the entire device
is measurable: R = RS +Rcell (Figure 1 d).
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Figure 1: Schematic overview of the Ta2O5 ReRAM cell showing (a) the cross-section, (b)
the lengthwise arrangement, and (c) the integrated structure with overlapping electrodes
including the corresponding RC network. (d) Equivalent circuit diagram with the cell re-
sistance Rcell and the serial resistance RS = RBE + RTE for quasi-static characterization,
and (e) I(V )-sweep characteristic of the CPW device. A gradual set is observed between
−0.9 V< V < −1.6V, an abrupt reset appears at V ≈ +1.6V.
The existence of RS leads to the fact that in a quasi-static I(V )-curve the characteristic
abrupt set transistion of VCM devices appears as a gradual transition. This behavior is
also observed for the CPW devices under test (DUT), see Figure 1 e. The switching starts
at a specific negative voltage. When the cell resistance decreases during set operation, it
approaches the range of the series resistance. The applied voltage V = VS + Vcell will be
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redistributed between Rcell and RS. In consequence, the cell voltage Vcell, and therefore, the
driving force for resistance reduction decreases until the process finally grinds to a halt in
the timeframe of the experiment at a defined voltage Vmin.31–33 The gradual set transition
does not necessarily have to originate from internal series resistances, it may also be caused
by external series resistances.31,34,35 It is most essential that RS is independent of the applied
voltage.
In a similar manner the reset operation of the ReRAM cell is modified by the series
resistance, see Figure 1 e. In case of the application of a positive voltage to the device in
the LRS, the series resistance is dominant and the applied voltage mainly drops over RS.
As soon as the cell resistance increases during the reset operation, the ratio of the voltage
divider changes and causes a positive feedback, i. e. the cell voltage increases. The reset
process speeds up and the transition becomes abrupt. The series resistance, hence, masks
the intrinsic abrupt set and gradual reset behavior of the VCM cell and turns it into a
gradual set and an abrupt reset process.34
Ultra-fast multilevel switching
A series of ultra-short set pulses with lengths between 250 ps and 100 ns and amplitudes
up to 12.7V were applied to the CPW devices in the HRS. The transients in Figure 2 a-e
show the corresponding waveforms of the current through a cell with A = 600µm2. For the
10 ns and 100 ns pulses, the switching events for each amplitude are clearly identified and
are exemplarily illustrated by the marked inflection points in Figure 2 d. The general trend
shows faster switching for increasing pulse amplitudes. No inflection point, i. e. no switching
event, is observed as long as the absolute value |Vp| is below a minimum voltage |V |min.
Overshoots by charging and discharging the cell capacitance predominantly determine the
transient currents over the full time range.
The response on picosecond pulses is without any signature of a possibly happened switch-
ing event (Figure 2 a-c). This originates from the large device capacitance, e. g. Cdev ≈ 20 pF
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Figure 2: (a-e) Transient pulse measurements of a 20×30µm2 Ta2O5 CPW device stack
in the picosecond and nanosecond time range for a series of set pulses with variable pulse
amplitude |Vp| and (f-j) the corresponding subsequent R(V )-sweep measurements on the
same device after applying the write (set) pulses. The R(V ) curves start at the dot at
−0.05V either in the HRS (R > 1.2 kΩ) or IRS (grayed-out area) or LRS (R < 300 Ω) and
end in the HRS for all write pulses. The multi-level operation is obvious.
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at A = 600µm2, whose charging affects the signal waveform and makes the signal changes
of higher bandwidth undetectable. A similar behavior was also found by Torrezan et al.10
Nevertheless, even in case of 250 ps pulses a “complete” switching from the HRS into the
LRS was clearly demonstrated.
The verification of the resistance reduction after pulsing was carried out by subsequent
I(V )-sweeps with a linear rate of 0.1V/s, which start with the same negative polarity as the
set pulse. The resulting R(V ) behavior is illustrated in Figure 2 f-j. For low pulse amplitudes
|Vp| ≤ |V |min, the I(V )-sweep of the ReRAM cell starts in the HRS (R > 1.2 kΩ) because the
stimulus of the prior fast set pulse was not sufficiently strong enough to induce the switching
process. In the range |V |min < |Vp| < |V |max the cell is switched partially to an intermediate
state, whose resistances monotonically decrease with increasing pulse amplitudes |Vp|. The
cell is switched fully to the LRS defined here as R < 300 Ω, since |Vp| ≥ |V |max. Further
voltage enhancement will result in no or little resistance decrease. The voltage limits for the
different pulse lengths can be estimated from Figure 2.
The programming of different resistance states by amplitude modulation was so far only
observed for pulse lengths of 100 ns or longer, e. g.36 Here, we could demonstrate for the first
time the multilevel set capability even with picosecond pulses. This behavior was confirmed
for different cells at various sizes.
Extended time domain measurements
The expansion of the investigation to pulse lengths up to 105 s reveals that programming
the LRS or one of the IRS by controlling the pulse amplitude is possible on all time scales.
In Figure 3 the programmed resistance R is plotted versus the absolute value of the applied
pulse voltage |Vp| for different pulse widths tp. Two trends can be observed: (i) R appears
to be inversely proportional to |Vp| for all tp, and (ii) the programmed resistance becomes
lower for longer pulse widths.
As already mentioned, the series resistance reduces the voltage drop over the memory cell
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Figure 3: 3D point plot of the measured data (R, Vp) of a 15×20µm2 Ta2O5 CPW cell for
a given pulse width tp, and fitted behavior of the programmed resistance state R using the
fit parameters |V |min and RS pursuant to Eq. (2).
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during set operation and leads to a certain minimum voltage |V |min, at which the driving force
for further resistance reduction of Rcell becomes practically zero. The fact that R depends
on tp implies that |V |min depends on tp, too. Thus, |V |min should be linked somehow to the
switching kinetics of the device. As long as the voltage does not exceed |V |min, the cell stays
in the HRS and the maximum current during set operation for a given tp can be described
by Kirchhoff‘s current law:
|I|max = |V (tp)|min
Rcell
=
|Vp|
R
=
|Vp| − |V (tp)|min
RS
. (1)
Reformulating Eq. (1) provides an expression for the programmed resistance state
R =
|Vp|
|Vp| − |V (tp)|min RS =
RS
1− |V (tp)|min/|Vp| , (2)
which is a function of the pulse voltage, the series resistance and the minimum voltage.
Corresponding to a given pulse length tp, each set of data is fitted to the curve R(Vp)
applying the fit parameter |V (tp)|min and RS by minimizing the least mean square error.
As depicted in Figure 3, the fitted series resistances are (averaged for pulse lengths 10−8 s
≤ tp ≤ 101 s) close to the value RS ≈ 160 Ω. The resulting R(Vp)-behavior is represented
by the top edge of the colored areas in Figure 3 and match the experimental data well. In
addition, it should be noticed that the estimated values of the miminum voltage for 10 and
100 ns pulses of Figure 2 are in good agreement with the fit parameter |V (tp)|min of Figure 3.
Switching kinetics
By the combination of the results of different time regimes, the strong dependence of the
set switching time on the pulse amplitude can be illustrated over 15 orders of magnitude
(Figure 4 a). Each red colored data point represents a resistive switching event from the
HRS to a state of higher conductance, which may be either the LRS or one of the IRS. To
the best of the authors’ knowledge it is the first time that such a high dynamic range of the
9
switching kinetics including the picosecond regime is presented.
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Figure 4: (a) Non-linear switching kinetics by the means of a tset(Vp) plot over approximately
15 decades at the time scale (dark red and light red circles), and corresponding fit to Eq. (3)
for V < 1.4V (red line). The particular fitted data pairs (black circles) are taken for the
simulation in Figure 5. Furthermore, tp(Vmin) is plotted for each tp of Figure 3 (blue squares)
and fitted according to Eq. (3) (blue line). (b) Schematic current response on a voltage step
at t = 0 with rise time of the voltage source tr as well as charging time tRC, set time tset,
and transition time τ of the resistive cell indicating the switching event from HRS to LRS.
In the voltage range |V | < 1.4V (Figure 4 a), the experimental data show a very strong
nonlinearity following the empirical relation
tset = t0 exp
(
κ
|Vp| − V0
)
(3)
with the fit parameters κ = 11.2V and V0 = 0.162V. The parameter t0 = 1.19 × 10−13 s is
equivalent to a wavenumber ν˜ = 280 cm−1 for amorphous Ta2O5, which was found for the
deformation modes of the Ta−O−Ta and Ta≡O bonds by infrared absorption spectroscopy.37
It seems to be that the phonon vibrations in Ta2O5 thin films limit the set time.38
From the phyiscal point of view, the switching speed is limited by the slowest process
involved. This could be e. g. the drift of oxygen vacancies or the oxygen exchange process
with the electrodes.26 The switching speed is generally influenced by the strength of the
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applied electric field as well as by Joule heating enhancing the local temperature. Menzel et
al. has shown that a temperature-accelerated drift of oxygen vacancies fits to the kinetics of
a VCM cell.39 Actually, the Joule heating effect is playing the most significant role.26,40 For
all of these procesesses and modes of acceleration, it was theoretically derived that finally
the phonon frequency will limit the switching speed.38 Thus, our empirical relation (3) is
consistent with the theoretical analysis.
At higher voltage magnitudes above 1.4V, which correspond to shorter pulses, the mea-
sured behavior in Figure 4 a deviates from the expected one and the course of data points
flattens towards slower switching times with increasing pulse amplitude. This is due to the
fact that the voltage pulse at the device is not ideal anymore as it is, see e. g. Figure 2 a,
and can be qualitatively interpreted in two ways: (i) If the voltage is not fully applied
over the nominal pulse length, Joule heating is reduced leading to a lower temperature, the
temperature-driven ion movement is slowed down, and tset increases. (ii) If the pulse length
is too short for fully charging the cell, the “real” voltage over the device is lower than the
nominal applied voltage, see also.41 Therefore, the measured data pairs (|Vp|, tset) represent
an upper limit of the set time at a given pulse height and should be corrected downwards
as well leftwards for |V | > 1.4V. In that case, they are approaching the fitted relation of
Eq. (3). An improvement of the measurement accuracy could be realized by the means of
RC reduction by decreasing the cell capacitance area, however, such an approach may run
into a more pronounced impedance mismatch causing a stronger damping of the transmitted
signal and a worse temporal resolution.
The blue colored data pairs tp(Vmin) in Figure 4 a illustrate the relation between pulse
width and minimum voltage taken from Figure 3. In fact, these data points behave similarly
to tset(Vp) and can be fitted in a similar way via Eq. (3) with the parameter set t0 = 1.10×
10−13 s, κ = 10.3V, and V0 = 0.124V. The resulting curve lies slightly below the switching
kinetics data. For a given Vmin, the corresponding tp represents the moment, at which
the switching does not occur anymore. Otherwise, for a given tp, the corresponding Vmin
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marks the voltage at which the transition halts. This analysis reveals the link between
programmable resistance states and the intrinsic switching kinetics of the ReRAM cell.
Simulation of transient currents
To verify the suggested behavior for ultra-short pulses even at voltages |Vp| > 1.4V, an
empirical SPICE model simulating the resistive switching event is used. The motivation is
primarily to demonstrate that the measured current responses fit well to set times of tens
or hundreds of picoseconds which result from Eq. (3) and can be much shorter than the
measured inflection points in Figure 2. The equivalent circuit shown in Figure 5 a comprises
the series resistance RS, the capacitances between the CPW electrodes and the ground planes
CS, the capacitance of the ReRAM cell Ccell and the time-dependent cell resistance Rcell(t)
as described in Figure 1 c. The time-invariant capacitances can be easily extracted from
impedance measurements at 1MHz and are found for a cell area A = 300µm2 as CS = 4.6 pF
and Ccell = 10.6 pF. Taking into account the fit parameter of Figure 3, RS is 167Ω for the
series of 10 ns pulses.
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Figure 5: (a) Equivalent circuit of an integrated ReRAM cell (DUT) containing the rele-
vant resistances and capacitances as described in Figure 1 c, see also.10 (b) Measured and
simulated current response of memristive cell (A = 300µm2) on 10 ns pulses at different
nominal voltage amplitudes Vp. The simulated voltage V effcell is the voltage level when the
signal reaches the DUT. The applied set times tset result from the selected dark gray data
points tset(Vp) of Figure 4 a at which the voltage V effcell is taken.
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The resistance Rcell(t) emulates the measured switching process, whose typical set tran-
sient behavior for long set times is shown in Figure 4 b. After charging the cell with the
characteristic rise time of the voltage source tr and the fading of the capacitive current with
tRC , the current remains initially constant in the HRS before it increases in a transition time
τ . Following the definition from previous publications,42 the switching time tset is given as
the interval between the moment the cell is charged up to 63% and the onset of the cur-
rent rise. For moderate pulse voltages with lengths larger than 100 ns, τ is in the order of
nanoseconds or hundreds of them depending on the applied voltage.16,43 The transition time
describes the current runaway, i. e. the resistance reduction, in the moment of switching and
is defined as the period from the current rise to the reaching of the 90% level of the final
value, which may be the LRS or one of the IRS.44,45
As already mentioned, in case of ultra-short pulses, a clear identification of the character-
istic times is no longer possible. The transition starts before the cell is fully charged or even
during the rising edge of the voltage pulse. Therefore, the simulation is performed under the
simplification of an abrupt transition (τ = 0.1 ps). Figure 5 b shows a very good agreement
between measured and simulated current responses of a tantalum oxide cell without any
specific fitting parameters. The curves are taken for different nominal output voltages of the
signal source Vp. The given effective voltage at the cell V effcell results from the SPICE simula-
tion and causes the set time tset(V effcell) calculated by Eq. (3). It is obvious that even switching
times of 10 ps do not contradict the observed behavior. A better fit may be elaborated by
applying a more accurate transition behavior.
Integration aspects
According to Eq. (2) and assuming an invariant internal series resistance, the programmed
resistance at a specific pulse width is determined by the applied voltage and the minimum
voltage. Pulse width and minimum voltage, however, are not independent of each other due
to the switching kinetics. If the kinetics is strongly non-linear as it is indicated by the steep
13
slope in the log(t)-V -diagram of Figure 4 a for |V |min < 1V and tp > 100ns, the minimum
voltage is almost constant for all tp and the programmed resistance predominantly depends
on the pulse voltage amplitude. For a weak non-linearity, i. e. a flat slope d log(t)/dV , an
additional dependence of R on the time scale is present because of the sensitivity of |V |min to
tp. From this point of view, a highly nonlinear switching kinetics will be beneficial in terms
of variability, which is permanently of major interest for resistive switching cells.46
As pointed out in,34,35 the voltage divider effect caused by an external resistance improves
the variability and the device endurance. For multilevel programming, however, a slight
voltage variation close to |V |min could evoke a larger (not acceptable) resistance variability.
Thus, the pulse amplitude |Vp| should be sufficient higher than |V |min. As the series resistance
is linear, the resistances programmed with different voltages lie close to each other. In a
big array these different resistance states might be indistinguishable considering cell-to-cell
variability.47 A potential strategy to overcome this problem is the use of a nonlinear series
resistance.
Without additional elements, the multilevel programming of our devices is only feasible
for the set operation. As already explained above, the reset is an abrupt transition from
the LRS into the HRS due to the voltage divider effect. For neuromorphic applications,
however, it is desirable to program different resistances during set as well as reset operation.
An suitable approach is the reduction of the voltage divider effect to emphasize the intrinsic
gradual reset transition, e. g. by introducing a selector element with an asymmetric I-V
characteristics.48,49 For the set mode, this selector should limit the current and thus define
the programmed resistance, and for the reset mode, the selector should be highly conducting
that the applied voltage would drop completely over the actual resistively switching element
and the intrinsic gradual reset transition appears. In this way, multilevel programming
capabilities could be achieved for both voltage polarities.
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Conclusion
In this work, the multilevel resistive switching of Ta2O5 cells at pulse lengths down to 250 ps
was presented. For nanosecond pulses the monitoring of transient currents enables us to
resolve the set switching event, and to find a clear dependence between the applied voltage
and the resulting switching time. In combination with long pulse experiments, the non-
linearity of the switching kinetics over 15 orders of magnitudes was demonstrated. This
behavior implies the overcome of the voltage time dilemma, which is essential for the use of
any resistive two-terminal devices. A SPICE model was used to confirm that an intrinsic
switching time, i. e. without any parasitic effects, of 10 ps at 3V fits to the observed switching
behavior. The multilevel capability together with the high write speed for a single bit
provides the option to store multiple bits per cell in a time regime far below 100 ps, which
is significantly faster than writing times of state-of-the-art memory devices.
Experimental
Sample preparation. ReRAM devices were fabricated - based on the work in30 - by
integrating a 5 nm thin Ta2O5 film into a tapered 50Ω CPW structure designed for impedance
matching of the high frequency coaxial coplanar probes (150µm pitch). High-resistivity
substrates of silicon (CrysTec GmbH, 4“ 〈100〉 wafers, ρ < 10 kΩcm) with 450 nm thermally
grown SiO2 were used. The bottom electrodes consisting of 5 nm Ti (adhesion layer) and
25 nm Pt were realized by DC-sputtering and patterned by ion beam etching. The deposition
of the Ta2O5 was carried out via RF-sputtering from a metallic target with 2% oxygen and
subsequent structuring by reactive ion beam etching process. The top electrodes metals (5 nm
Ta and 25 nm Pt) were fabricated by e-beam evaporation and lift-off lithography. Devices
with effective cell areas A = 300µm2 and 600µm2 corresponding to the overlap of inner
signal CPW line were processed on single wafers. All samples were initially electroformed in
the HRS by a triangular positive voltage sweep using Keithley 2634B Source-Meter with an
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amplitude of +4V and 100 µA current compliance.
Transient current response. The range from 10−7 s to 102 s was characterized by pulse
measurements performed with a Keithley 4200-SCS semiconductor characterization system
with a 4225-PMU ultra-fast I/V modules and two 4225-RPM remote amplifiers. The tran-
sients were analyzed in terms of tset as depicted in Figure 4 b, see also.45,50 The pulse ampli-
tude was gradually reduced from -1 V down to -0.3 V and the pulse length proportionally
varied from 100 ns to 100 s. For the measurements between 1 s and 105 s a Keithley 2636A
Souce-Meter was used. DC voltage was applied to the DUT (device under test) and the
current was concurrently monitored. The voltage was varied from -0.6 V to -0.2 V in steps
of 20 mV. After the detection of a significant current increase, 200 data points were sub-
sequently recorded until the measurement was stopped. tset was determined by use of the
same algorithm as on the Keithley 4200-SCS setup.
Ultra-fast pulse measurements. Pulse generation in the nanosecond and picosecond
regime applies different setups mainly based on the suggestions of Torrezan et al.:10 (i) a
Picosecond Pulse Labs 2600C with a variable amplitude of −45−+50V at 0 dB attenuation
generates pulses with widths in the range from 0.8 ns to 100 ns. The pulse amplitude can
be attenuated in 1 dB steps from 0 to 70 dB. The output signal is divided by a power
splitter into two identical pulses. The first part delivers the reference signal and the second
pulse is guided through the DUT. (ii) pulses down to 250 ps are generated by a Picosecond
Pulse Labs 12050 pattern generator producing a continuous pattern of pulses with a width
tp = 78ps, a height up to 750mV, and a repetition rate of τr = 41µs. It is combined with an
appropriate timed RF switch for coupling of single pulses to the DUT. In order to provide
a sufficient high set signal a PSPL 5868 RF-amplifier with 12V output at high impedance
load is needed. The RF switch and the RF amplifier as well as the device capacitance limit
the bandwidth of the system. Therefore, the minimal 78 ps pulse width is widened to 100 ps.
The output signal is fed directly to the DUT (without divison) since the signal reduction
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by the power splitter would be so strong that the required switching voltage would not be
reached. Due to the capacitances of the DUT, the measured current response broadens
to 250 ps. The resistance of the device is in the HRS much greater than 50Ω. Therefore
the applied voltage of the SET pulse can be considered as double of the voltage assumed
for an ideal 50Ω termination. In both cases the signal from the DUT is captured with an
ocilloscope Tektronix DPO 73304D, 33GHz, 100GS/s, real time oscilloscope with 50Ω input
terminations. The presented transients show the current through the DUT, proportional to
the voltage over the scope input. Subsequent I(V ) measurements by a Keithley 2634B were
used to determine the resistance state after pulsing.
SPICE simulation. In order to approximate the measured transient currents, SPICE
modeling was performed using the setup of Figure 5 a including the lumped elements of
the ReRAM device (Figure 1 c). The voltage pulses delivered by the PSPL 2600C are
implemented as a combination of rectangular and sine sources (phase shifted sine half periods
- edges, rectangular pulse - plateau), which match well with the real pulse waveform. The
coaxial cables are assumed as ideal lossless 50Ω transmission lines with time delay of 4.5 ns
per 1m length. The power splitter is implemented by its resistor circuit. The abrupt
resistance change from the HRS to the LRS is modelled with a transition time of 0.1 ps.
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